Terms Mainframe Systems Programmers Should Know

Please Note: Memory locations, PSW & Control Block formats, and Names of Control Blocks and Executable System Modules have changed with the Architectural Evolution of the General Purpose Computer (GPC).

The locations, formats, and names presented in this list of "Terms" are based largely on those that were current in the Assist-V (A-V) Environmental Simulator for IBM 360 Systems Software Development. The A-V Simulator incorporates nearly all of the concepts inherent in the GPC.

For further information on A-V, see Part 1 of the "Boot Camp" series and http://www.cs.niu.edu/~rrannie/.

```
Fixed Storage Locations
                                                     Channels
   Dual use for first 24 bytes of Memory
   Special Properties of first 4K of Memory
                                                     Channel Status Word
     Enables Storage of GPR on Interrupt
       without using a Base Register
                                                     Channel Address Word
     Enables LPSW instruction in Dispatcher
                                                     Channel Command Words
Program Status Word
   Locations:
                                                    Interrupts
      "OLD PSW" & "NEW PSW" locations are
                                                       Stages
       in Memory
                                                           Hardware: PSW Swap, Four Steps
      "Current PSW" refers to a Special
                                                          Software: First Level Interrupt Handler
       "Register", Not Memory
                                                            (FLIH),
   Keys
                                                                    Saving the Essence of the
     Key 0
                                                                    Interrupted Program
     Protection Rules: No Fetch Protection
                                                        Types
     Protection Rules: With Fetch Protection
                                                           External
     S0C4 Abends
                                                           Supervisor Call
   Problem/Supervisor State
                                                           Program
   Wait/Run
                                                           Machine
                      State
   Masks
                                                           Input/Output
     I/O
                                                           (Restart)
     External (including "Timer")
                                                       Priorities
     Machine Check
                                                       Maskable
     Program
                                                           Yes. If Interrupt occurs while Masked off:
        Fixed Point Overflow
                                                            Remains pending
        Decimal Overflow
                                                              Doesn't remain pending, it is lost
        Exponent Underflow
                                                                Indicators that Interrupt was lost
        Significance
                                                           No. It cannot be Masked off
```

Assembly programming	Control Blocks
Addressing Considerations	Communication Vector Table
Address equals summation of:	"TCBWORDS"
Displacement, and	Task Control Block
Index (X) GPR, and	Request Block
Base (B) GPR	Event Control Block
Exception: Built in hardware feature of the	Input/Output Block
GPC	Unit Control Block
When X or B is GPR-Zero,	Request Queue Element
contents of GPR-Zero is ignored!	SVC Table
THIS IS THE CRITICALLY	System Modules
NECESSARY BASIS OF THE GPC!	Initial Program Load
Privileged Instructions	I/O Phase
SSK	Current PSW loading Phase
ISK	Establishing Addressability, via
LPSW	BALR
SIO	Setting all 2K memory blocks via
S0C2 Abends	SSK,
(Privileged Operation Exception)	Establish memory size via S0C5
SVC Instructions	Abend
Input & Output Parameter Registers	Dispatcher
Internal Register Use Conventions	First Level Interrupt Handlers
Branch entries to SVC modules	External (including "Timer")
	Supervisor Call
	Program
	Input/Output
	Master Scheduler
	SVCs 0, 1, 2, 3, 8, 13, 14 and associated
	Macros